



XILINX CABLE			
		DATA	JTAG/FPGA
DESIGNER	Inchagov	13.03.04	
LAB. CHIEF			SHEET 1