



XILINX CABLE ver.2		DATA	JTAG/FPGA	SHEETS 1	SHEET 1
		DESIGNER LAB. CHIEF			